Low Truncation Error and Area Efficient Multiplier for Cryptographic Applications
نویسندگان
چکیده
Multipliers play a vital role in many cryptographic applications like elliptic curve cryptography, RSA and other algorithms. The direct truncation of least significant part of the product leads to large error in the resultant product when fixed width output is the requirement. This paper proposes a truncation error minimizing logic which greatly reduces truncation error. Truncation error minimizing logic has been inserted in the least significant part of full length Baugh Wooley multiplier and Modified Booth Recoding multiplier and the results are compared.VHDL simulation shows that the truncation error is reduced up to 68% compared with direct truncated multiplier and involves lesser number of gates when compared to full length multipliers. It is also found that the total power consumed by these multipliers is only half the amount consumed by full length multiplier. Also Baugh Wooley multiplier performs better than Modified Booth Recoding multiplier. General Terms Fixed width multiplier, Vhdl modeling of truncation error minimizing logic.
منابع مشابه
Area Efficient Low Error Compensation Multiplier Design Using Fixed Width Rpr
In area efficient low error compensation multiplier design is using fixed width RPR(Reduced Precision Redundancy). We propose a new method called fixed width RPR for DSP applications. This fixed width multiplier is placed in ANT architecture to meet high speed, low power consumption and area efficiency. The fixed RPR is designed with compensation circuit for minimizing the occurrence of error. ...
متن کاملLow Error Compensation Fixed width RPR Multiplier Design Using in Merging of Images
In area efficient low error compensation multiplier design is using fixed width RPR (Reduced Precision Redundancy). We propose a new method called fixed width RPR for DSP applications. This fixed width multiplier is placed in ANT architecture to meet high speed, low power consumption and area efficiency. The fixed RPR is designed with compensation circuit for minimizing the occurrence of error....
متن کاملDesign Methodology for Low Error Fixed Width Adaptive Multiplier
In this paper, we develop a methodology for designing lower-error and Area efficient 2’scomplement fixed-width multiplier. In these multipliers basic multiplications follow the Baugh-Wooley algorithms and have been implemented using Field Programmable Gate Array (FPGA) devices. The approach is based on the fact that the multiplication operations used in multimedia applications (such as DSP) usu...
متن کاملA Novel and Efficient Hardware Implementation of Scalar Point Multiplier
A new and highly efficient architecture for elliptic curve scalar point multiplication is presented. To achieve the maximum architectural and timing improvements we have reorganized and reordered the critical path of the Lopez-Dahab scalar point multiplication architecture such that logic structures are implemented in parallel and operations in the critical path are diverted to noncritical path...
متن کاملA Low-Voltage Micropower Asynchronous Multiplier With Shift-Add Multiplication Approach
The design of a low-voltage micropower asynchronous (async) signed truncated multiplier based on a shift–add structure for power-critical applications such as the low-clock-rate ( 4 MHz) hearing aids is described. The emphases of the design are micropower operation and small IC area, and these attributes are achieved in several ways. First, a maximum of three signed power-of-two terms accompani...
متن کامل